
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Burst READ Command
Figure 31: Burst READ – RL = 5, BL = 4, t DQSCK > t CK
T0
T1
T2
T3
T4
T5
T6
T7
T8
CK#
CK
RL = 5
CA[9:0]
Bank n
col addr
Col addr
CMD
READ
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
t DQSCK
DQS#
DQS
DQ
D OUT A0
D OUT A1
D OUT A2
D OUT A3
Transitioning data
Figure 32: Burst READ – RL = 3, BL = 8, t DQSCK < t CK
T0
T1
T2
T3
T4
T5
T6
T7
T8
CK#
CK
RL = 3
CA[9:0]
Bank n
col addr
Col addr
CMD
READ
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
t DQSCK
DQS#
DQS
DQ
D OUT A0
D OUT A1
D OUT A2
D OUT A3
D OUT A4
D OUT A5
D OUT A6
D OUT A7
Transitioning data
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
57
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.